

FIG. 1




FIG. 2

DESCRIPTION	OP CODE	OP EXTENSION CODE	F OPERAND ADDRESS MODE	T OPERAND ADDRESS MODE	LENGTH OF T, F, AND S OPERAND *1	F OPERAND	T OPERAND	S OPERAND *2
DES	Operation Code	Sub-Operation Code	Mode F Operand	Mode T Operand	Length	From Operand (F Operand)	To Operand (T Operan)	Sink Operand (S Operand)
BIT LENGTH	4	4	4	4	. 16	16	16	16
NAME	d0	SOP	MF	MT	-	<b>L</b>	⊢	S

\*1 DOUBLE WORD

\*2 ONLY MULTIPLE LENGTH

MULTIPLICATION INSTRUCTION

F16.3(a)

OPERAND DESIGNATION MODE	BINARY CODE	DESCRIPTION OF MODE
D	0000	INTERPRET VALUE OF F OR T OPERAND AS ARITHMETIC REGISTER NUMBER AND ACCESS CONTENT OF THAT REGISTER (DIRECT REGISTER DESIGNATION)
_	1000	INTERPRET VALUE OF F OR T OPERAND AS ARITHMETIC REGISTER NUMBER AND ACCESS MEMORY USING CONTENT OF THE REGISTER AS ADDRESS (INDIRECT REGISTER DESIGNATION)
٧	0010	INTERPRET VALUE OF F OR T OPERAND AS ADDRESS AND ACCESS MEMORY ACCORDING TO THAT ADDRESS (DIRECT ADDRESS DESIGNATION)
IP	0011	CONDUCT INDIRECT REGISTER DESIGNATION AND THEN INCREASE ACCESSED REGISTER VALUE BY ONE
: MI	0100	DECREASE DESIGNATED REGISTER VALUE BY ONE AND THEN ACCESS MEMORY USING THE RESULTING VALUE AS ADDRESS
1V16	1010	DIRECTLY USE 16-BIT VALUE DESIGNATED IN F OPERAND FOR CALCULATION
1V64	0110	DIRECTLY USE 64-BIT VALUE DESIGNATED IN NEXT INSTRUCTION FOR CALCULATION
IJ	1000	INDIRECT REGISTER DESIGNATED DOUBLE LENGTH CALCULATION MODE. CALCULATE DOUBLE LENGTH DATA DESIGNATED IN L FIELD USING CONTENT OF REGISTER DESIGNATED BY F OR T OPERAND AS START ADDRESS OF DOUBLE LENGTH DATA
. LA	1001	DIRECT ADDRESS DESIGNATED DOUBLE LENGTH CALCULATION MODE. CALCULATE DOUBLE LENGTH DATA DESIGNATED IN L FIELD USING ADDRESS DESIGNATED BY F OR T OPERAND AS START ADDRESS OF DOUBLE LENGTH DATA

F16. 3·(b)

OP SOP MF (abit) (dait) (da								5/1			
Control   Cont							T	MNEMONIC	OPERATION		ATTRIBUTE
Description   Color   Color					(16bit)	(16bit)	(16bit)			(NZVC)	AT IMBOIL
Construction   Cons	0000		D	_ <u>D</u>				HLT	HLT		
Construction   Cons	0001	0000	_				T	CLB	0 - 7	0100	
Section   Control   Cont			<u>ال</u>				<del></del>		1 0-1		
Month   Mon	300.							<u> </u>	<u></u>	0.00	-
GO10   GO10   D	0010	0000	D	-ttt			T	ASL	T × 2 → T	**0*	
0010   0011   D	0010	0001	٥	-ttt			T	ASR		**0*	,
0010 0100 D tttt L T LSLC SHFTILEFILGICALLY—T **0* 0010 0101 D tttt L T LSRC SHFTIRGHILGICALLY—T **0* 0010 0110 D tttt L T RSL ROTATE TRICHILGICALLY—T **0* 0010 0111 D tttt L T RSL ROTATE TRICHILGICALLY—T **0* 0011 0000 ffff tttt L F T ADD T T+F T **0* 0011 0000 ffff tttt L F T ADD T+F + CAR T **0* 0011 0000 ffff tttt L F T ADD T+F + CAR T **0* 0011 0000 ffff tttt L F T NC T T+T T **0* 0011 0010 001 Fff tttt L F T NC T T+T T **0* 0010 0000 ffff tttt L F T SUB T-F - T **0* 0100 0001 ffff tttt L F T SBB T-F CAR T **0* 0100 0001 ffff tttt L F T SBB T-F CAR T **0* 0100 0001 ffff tttt L F T OMP T-F T **0* 0100 0001 ffff tttt L F T OMP T-F T **0* 0100 0001 ffff tttt L F T OMP T-F T **0* 0101 0000 ffff tttt L F T OMP T-F T T **0* 0101 0000 ffff tttt L F T OMP T-F T T **0* 0101 0000 ffff tttt L F T OMP T-F T T **0* 0101 0000 ffff tttt L F T OMP T-F T T **0* 0101 0000 ffff tttt L F T OMP T-F T T OMP T-F T T T T OMP T-F T T T OMP T-F T T T T OMP T-F T T T T T T T T T T T T T T T T T T	0010	0010	D	tttt	L		T	LSL	SHIFT T LEFT LOGICALLY → T	**0*	
O010   0100   D	0010	0011	D	tttt	L		Τ	LSR		**0*	
OOI			_				_				SETS
0010   010   D	0010	0100	D	tttt				LSLC		**0*	
DOI:   DOI:   DOI:   T	0010	0101	6	****	,		т !	1 000		1.02	
DOI   D   OOI   D   COUNTY											
Ooi   Ooi   Fiff   Litt   L   F   T   ADD   T+F-T   *****											
DOI   DOI   DOI   OFF   THE   L									THE THOUSE		
DOI   DOI   OOI   FIFT   LL	0011	0000	ffff	tttt	L	F	T	ADD	T+F → T	***	
1001   1001   117   118   11   11   11   12   12   13   14   14   15   15   16   16   16   16   16   16				tttt	L			ADC	T + F + Cflag → T	****	ADD-
Di00   Di00   Fiff   tttt					L	F				***	ADUS
DIOD   DOOD   FFF	0011	0011	D	-ttt			T	NEG	¬T + 1 → T	****	
DIOD   DOOD   FFF	0100	100001	err	****			-	OUB			
					_		<u> </u>				•
0100   0011   ffff   tttt											SUBs
1010   10000   11111   11111   11111   11111   11111   11111   11111   11111   11111   11111   11111   11111	$\overline{}$								<u> </u>		
0101   0001   ffff   tttt	-	[ ]					•	<u> </u>		1	
0101   0001   ffff   tttt	0101	0000	ffff	tttt	L	F	Ť	AND	T ∧ F → T	**0-	
0101   0011   ffff   tttt	0101	0001	ffff	tttt	٢	F	T			**0-	
0101   0100   -fff   -ttt   F   T   BIT   T   T   T   T   T   T   T   T   T					L				T∀F→T	**0-	BITs
0110   0000   ffff   tttt   L									<del></del>		
0110   0001   -fff   IP	0101	01001	-111	-ttt		,F		BIT	T∧F → T	**0-	
0110   0001   -fff   IP	0110	nnnni	ette i	++++			T 1	MOV	F T		
0110   0010   MI		-								**0-	
0110   0011   -fff   D									<del></del>		MOV
0111   0000   -fff   D	0110	0011		$\overline{}$							
0111   0001   -fff   D	0110	0100	D	-ttt		F	?	OUT	? → T		
0111   0001   -fff   D											
0111   0010   MI   D   SP   PC   RET   -(SP) → PC   DIT   (SP) → PC   DIT											
O111   O11   O1											JMPs
1000   0000   -fff   D	$\overline{}$										J J
1000   0001   -fff   D	UIII	00111	IMI	U		55	PU_	RII	$(SP) \rightarrow PC, IIF reset$		
1000   0001   -fff   D	1000	nnon	-fff	n		F	PC	.lcp	PC (SP)4 E PC		
1000   0010   -fff   D											LINKe
1001   0000   -fff   D		_									C. 4173
1001   0001   -fff   D											
1001   0010   -fff   D											
1001   0010   111									[Z=1] F → PC		BD.
1010   0000   -fff   D   F   PC   LOOP   (PC)-1→(PC) [Z≠1] F→PC   T   1010   0001   fff   D   0011   F   DMV   F(DIGEST) → (D0.D1.D2)   1010   0010   -fff   tttt   F   T   XCHG   F → T, T → F   T   T   T   T   T   T   T   T   T											Divis
1010   0001   ffff   D   0011   F   DMV   F(DIGEST) → (D0.D1.D2)   1010   0010   −fff   tttt   F   T   XCHG   F → T, T → F     1011   0000   −fff   −ttt   F   T   MUL   F × T → RF,RE   ★★★   1100   0000   D   D   PC   SIG   INITIALIZE   KC   SIF   SIE   SF=1,KC=0] −(SP) → PC, SF reset   JMPs   1100   0010   −fff   D   F   KCJ   SF=1   F → PC   SF=1   F → FC   SF=1   F → FC   SF=1   F → FC   SF=1   SCMP   SF=1   Compare   N with T   ROMs   ROMs   SOME   SF=1   Compare   N with T   ROMs   ROMs   SOME   SF=1   Compare   N with T   SOME   SOME   SOME   SOME   SF=1   Compare   N with T   SOME   SOME	1001	0011	-fff	D		F	PC	BRC	[C=1] F → PC		
1010   0001   ffff   D   0011   F   DMV   F(DIGEST) → (D0.D1.D2)   1010   0010   −fff   tttt   F   T   XCHG   F → T, T → F     1011   0000   −fff   −ttt   F   T   MUL   F × T → RF,RE   ★★★   1100   0000   D   D   PC   SIG   INITIALIZE   KC   SIF   SIE   SF=1,KC=0] −(SP) → PC, SF reset   JMPs   1100   0010   −fff   D   F   KCJ   SF=1   F → PC   SF=1   F → FC   SF=1   F → FC   SF=1   F → FC   SF=1   SCMP   SF=1   Compare   N with T   ROMs   ROMs   SOME   SF=1   Compare   N with T   ROMs   ROMs   SOME   SF=1   Compare   N with T   SOME   SOME   SOME   SOME   SF=1   Compare   N with T   SOME   SOME	1010	ODDO I	_fff	<del></del>	<del></del>	- 1	BC T	LOOP	(BC)-1(BC) [7-4-1] F - CC		
1010 0010 -fff tttt					0011		-50			-*-	
1011 0000 -fff -ttt F T MUL F×T→RF,RE ****  1100 0000 D D PC SIG   PC → (SP)+, FIXED ADDRESS→PC.SFset   LINKs   1100 0001 MI D SP PC SIE   SF=1,KC=0]-(SP)→PC, SF reset   JMPs   1100 0010 -fff D F KCJ   SF=1 F+T+1→T   1100 0010 LA LA L F T ADO   SF=1] F+T+1→T   1100 0100 LA LA LA ROMS					<del>~~~</del>		<del>-  </del>				
1100 0000 D D PC SIG   PC → (SP)+, FIXED ADDRESS → PC.SF set   LINKs   1100 0001 MI D SP. PC SIE   [SF=1,KC=0]-(SP) → PC, SF reset   JMPs   1100 0010 −fff D F KCJ   [SF=1 ⋅ KCE ≠ 0] F → PC   1100 0011 LA LA L F T ADO   [SF=1] F+T+1→T   1100 0100 LA LA LA T SCMP   [SF=1] compare N with T ROMs						·			1, 1		
1100 0000 D D PC SIG   PC → (SP)+, FIXED ADDRESS → PC.SF set   LINKs   1100 0001 MI D SP PC SIE   [SF=1,KC=0]-(SP)—PC, SF reset   JMPs   1100 0010 - fff D F   KCJ   [SF=1 · KCE ≠ 0] F → PC   1100 0011 LA LA L F T ADO   [SF=1] F+T+1→T   1100 0100 LA LA LA T SCMP   [SF=1] compare N with T   ROMs	1011	0000	-fff	-ttt		F	T[	MUL	F×T→RF,RE	***	
1100 0000 D       D       D       PC       SIG       INITIALIZE KC       LINKs         1100 0001 MI       D       SP       PC       SIE       [SF=1,KC=0]-(SP)-PC, SF reset       JMPs         1100 0010 -fff       D       F       KCJ       [SF=1 KCE≠0] F → PC         1100 0011 LA       LA       L       F       T       ADO       [SF=1] F+T+1→T         1100 0100 LA       LA       LA       T       SCMP       [SF=1] compare N with T       ROMs											
1100 0001 MI D       SP. PC       SIE [SF=1,KC=0]-(SP)→PC, SF reset       JMPs         1100 0010 -fff D       F       KCJ [SF=1·KCE≠0] F → PC         1100 0011 LA LA L       F       T ADO [SF=1] F+T+1→T         1100 0100 LA LA       T       SCMP [SF=1] compare N with T       ROMs											
1100 0010 -fff D F KCJ [SF=1·KCE≠0] F → PC 1100 0011 LA LA L F T ADO [SF=1] F+T+1→T 1100 0100 LA LA T SCMP [SF=1] compare N with T ROMs											LINKs
1100 0011 LA LA L F T ADO [SF=1] F+T+1→T 1100 0100 LA LA T SCMP [SF=1] compare N with T ROMs	1100	0001	MI	D		SP.	PC	SIE	[SF=1,KC=0]-(SP)-PC, SF reset		JMPs
1100 0011 LA LA L F T ADO [SF=1] F+T+1→T 1100 0100 LA LA T SCMP [SF=1] compare N with T ROMs	1100	0010	err					140.1	for-i vor-i di a		]
1100 0100 LA LA T SCMP [SF=1] compare N with T ROMs					$\leftarrow$		<del></del>				
											BO14-
ROMS									[SF=1]T-N→T		
									[0] = 1] [ 14 - 1		TOWS.

FIG. 4-1(a)

Γ		T		-	S		
					MULs		
	PSW			$\setminus$	$\setminus$		
	OPERATION	[SF=1] F×T→S	[SF=1] T × D <sup>Kc</sup> →S KC-1→KC	[SF=1] T×D→S	[SF=1] N' (rom)×Tの下付→S	[SF=1] N(rom)×Tの上位→S	[SF=1]CONSTANTR <sup>2</sup> modN(rom) X T + S
	MNEMONIC	MLS	MDK	MLD	MLL	MLH	MLP
S	(16bit)	S	ŵ	S	S	S	S
_	(16bit)	T	⊢	<b>—</b>	F	⊢	⊢
LL.	(16bit)	F					
الــ	(8bit)		Γ	7		<b>7</b>	١
SOP	(4bit)	101 0000	0001	0010	0011	0100	0101
S dO	(4bit)	1101	1101 0001	1101 0010	1101 0011	1101	1101 0101

F16.4-2(b)

- 1
ㅈ
$ \widetilde{\mathbf{m}} $
₹
SYMBO
$\hat{c}$
$\overline{}$
닞
=
_
$\Box$
딥
쁘
出
4
0
_
₫
$\simeq$
$\sqsubseteq$
憂
$\mathcal{Q}$
$\sim$
٣
. 1

FIELD	SYMBOL	DESCRIPTION
	۵	FIXED TO D MODE. BINARY CODE CORRESPONDING TO D MODE IS SET.
	dI	FIXED TO IP MODE. BINARY CODE CORRESPONDING TO IP MODE IS SET.
	IM	FIXED TO MI MODE. BINARY CODE CORRESPONDING TO MI MODE IS SET.
MF,MT.	Y)	FIXED TO LA MODE. BINARY CODE CORRESPONDING TO LA MODE IS SET.
*1*2	П	FIXED TO LI MODE. BINARY CODE CORRESPONDING TO LI MODE IS SET.
	f	ARBITRARY BIT IS DESIGNATED.
	٠ ٿ	ARBITRARY BIT IS DESIGNATED.
		NO DESIGNATION. IGNORE EVEN IF DESIGNATED.
	٦	LENGTH OF ARBITRARY DOUBLE LENGTH DATA IS DESIGNATED.
Γ.	0011	FIXED LENGTH OF TRIPLE LENGTH DATA (64 X 3) IS DESIGNATED.
		REGISTER NUMBER OR ADDRESS, AND DATA ARE DESIGNATED.
	Ц.	MEANING CHANGES ACCORDING TO MODE. *2
	-	REGISTER NUMBER OR ADDRESS, AND DATA ARE DESIGNATED.
F. H	Τ :	MEANING CHANGES ACCORDING TO MODE. *2
	PC *3	PROGRAM COUNTER (PC) REGISTER IS DESIGNATED.
	SP	STACK POINTER (SP) REGISTER IS DESIGNATED.
	ć	NOT DESIGNED. DESIGNATION TARGET IS NOT DECIDED.
S	S	UPPER SPECIFIC ADDRESS OF MAIN MEMORY IS DESIGNATED.
	*	DON'T CARE (EITHER 1 OR 0 IS SET)
Mod	1	NOT USED
-	0	0 IS FIXED.
		1 IS FIXED.

FIG. 4-2(c)

DESCRIPTION OF OPERATIONS	DESCRIPTION	AND OPERATION	OR OPERATION	XOR OPERATION	NOT OPERATION	INDIRECTLY ACCESS VALUE OF ∼ *4	INDIRECTLY ACCESS VALUE OF ~ AND INCREASE IT BY ONE	DECREASE VALUE OF  ─ BY ONE AND ACCESS IT INDIRECTLY	USE ~ AS CONDITION
DESCRIPTION	SYMBOL	>	<	Þ	Γ	€	<b>+</b> (~)	( <u>~</u> )	~

F1G. 4-2(d)

NOIE
*1; A MODE MAY BE DESIGNATED EVEN THOUGH F OR I OPERAND CANNOT
BE ARBITRARILY DESIGNATED. THIS IS BECAUSE EVEN THOUGH REGISTER OR
ADDRESS IS NOT DESIGNATED, THE SAME OPERATION AS THAT IN DESIGNATED
MODE IS NECESSARY FOR CONTROL. E.G., HIT AND ASL.
*2: SEE 'DESCRIPTION OF MODE' IN THE NEXT PAGE FOR DESCRIPTION OF
MODE DESIGNATION.
*3: ALTHOUGH STACK POINTER (SP) IS NOT SHOWN IN SEP-4 BLOCK
DIAGRAM, IT EXISTS.
*4: INDIRECT ACCESS DENOTES TO ACCESS MEMORY USING CONTENT OF
REGISTER AS ADDRESS AND ACCESS VALUE STORED IN THE ADDRESS.
*5: L FIELD AND F, T, AND S OPERAND IN INSTRUCTIONS WITH CONDITION OF
SF = 1' CAN BE USED FOR SPECIFIC ADDRESS THAT IS USED IN SIGNATURE
NOITATION

F1G. 4-2(e)





FIG. 5

FOCEDURE FOCEDURE		INSTRUCTION	OPERATION	HUN	
(01)	AR*			ZHIDENOTES LIPPER 1024 RITS OF 7 WHILE 71	
(03)	AR* mod R	MLP	R* × A → Z	DENOTES LOWER 1024 BITS THEREOF. CALCULATION THEREOF IS NOT NECESSARY.	
(03)	(02) × N*	1 1/4		PROCESSING OF (03) AND (04) IS	
(04)	(03) mod R	MLL	LOWER 1024 BITS OF N* X ZL → U	PERFORMED AT ONCE USING MLL.	THIS IS EQUIVALENT TO
(02)	(04) × N	MLH	UPPER 1024 BITS OF 'N X U' → AC	UPPER BITS OF '(04) X N' ARE ACTUALLY NEEDED FOR (06). LOWER BITS CAN BE NEGLECTED.	SUBSTITUTING R <sup>2</sup> mod N
(90)	(01) + (02)	0		PROCESSING OF (06) AND (07) IS PERFORMED AT	IN FUNCTION "XYR" mod N"
(0)	H / (90).	ADO	ZH + AC + I → AC	ONCE USING ADO. THIS IS BECAUSE . ZH + AC + 1 IS ALWAYS MULTIPLE OF R	
		SCMP	COMPARE AC AND N	$\sim$	
(80)	N - (20)	SSB	[AC > N] AC - N → AC	WHETHER TO SUBTRACT IN IS DETERMINED ACCORDING TO COMPARISON RESULTS. VALUE OF AC BECOMES "AR" modn"	
(60)	(08) × D	YOM		ZH DENOTES UPPER 1024 BITS OF 7 WHILE 71 DENOTES OWER	
(10)	(09) mod R	AON.	Ac × U·· → Z	1024 BITS THEREOF. CALCULATION THEREOF IS NOT NECESSARY.	
(11)	(10) × N*	I IM	, 12 22 TN, 10 3110 FG01 011100 1	PROCESSING OF (11) AND (12) IS PEPEDRIMED	
(12)	(11) mod R	IMILIL	LOWER 1024 BILS UP N* X ZL → U	AT ONCE USING MIL.	
(13)	(12) × N	MLH	UPPER 1024 BITS OF 'N X U' → AC	UPPER BITS OF '(12) X N' ARE ACTUALLY NEEDED THIS IS EQUIVALENT TO FOR (14). LOWER BITS CAN BE NEGLECTED.	THIS IS EQUIVALENT TO
(14)	(00) + (13)	C <		PROCESSING OF (14) AND (15) IS PERFORMED AT	FOR X AND D FOR Y
(12)	(06) / R	202	2n + Ac + L 4 Ac	UNCE USING ADO. THIS IS BECAUSE .ZH + AC + 1' IS ALWAYS MULTIPLE OF R.	IN FUNCTION "XYR" mod N"
- 1		SCMP	COMPARE AC AND N	COMPARISON RESULTS REFLECT ON NEXT INSTRUCTION.	
(16)	(14) – N	SSB	[AC > N] AC - N → AC	WHETHER TO SUBTRACT N IS DETERMINED ACCORDING TO COMPARISON RESULTS. VALUE OF AC BECOMES." AD mod N."	

F16. 6(a)

SYMBOL	MEANING OF SYMBOL
<b>*</b>	CONSTANT: R <sup>2</sup> mod N
R	CONSTANT: R
N	CONSTANT: N
*2	CONSTANT: VALUE SATISFYING NN* mod R = R - 1
Α	ARBITRARY VALUE
Q	DIGEST
7	TEMPORARY VARIABLE. 2048 BITS.
ZH	UPPER 1024 BITS OF Z
ZL	LOWER 1024 BITS OF Z
n	TEMPORARY VARIABLE. 1024 BITS.
AC	ACCUMULATED INTERMEDIARY RESULTS. 1024 BITS.

F16.6(b)






FIG. 7